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BY 
configurations which have high dynamic output im- 
pedance, such as the grounded base and grounded emitter 
PL%PJER WITH POWER transistor configurations, in order that the load current be 
S ~ ~ ~ C ~ ~ ~  independent of transistor voltage. The technique of this 
A ~ ~ ~ ~ ~ ~ r a ~ ~ r  Of *" NatiQna' 5 invention provides the circuit with several small voltage Aeronaahics and Space A ~ ~ ~ ~ i $ ~ r a ~ o ~ ,  with respect to an Of Kramer, Mass. supplies connected in series. The several incremental 
voltages are generated in practice by a multi-tapped sec- 
ondary output transformer winding of a static trans- 
former coupled converter which is driven by an external 
source or a self-synchronous oscillator. With this type 
supply the full battery voltage is used rather than taps 
from individual cells which would create a battery charg- 
ing problem. The transistor voltages are detected by 
An apparatus for increasing the Power conversion effi- threshold detector circuits which provide input signals ciency of electronic amplifiers by means of Power Supply 15 to saturating transistor switches for selectively connect- 
switching. The apparatus utilizes a multilevel D.C. ing the multiple supply levels to a common output termi- voltage supply. Comparator circuits continuously moni- nal going to the circuit. 
tor the voltage across the load connected to the amplifier The scheme of this invention is, therefore, to measure 
output and compare it with reference voltages Of the the voltage across the transistor and switch to a higher 
Power SUPPlY- In accordance with load voltage 2o supply voltage tap when the measured voltage is below 
a switching circuit associated with each comparator selec- a required level or switch to a lower voltage 
tively connects a power SUPplY voltage across the Power tap when the measured voltage is larger than a predeter- 
amplifying element of the amplifier whereby the mini- mined maximum value. Thus, the supply voltage in- 
mum voltage of the available Power SUPPlY voltages Suf- creases by steps as the transistor voltage decreases to a 
ficient to maintain linear operating characteristics of the 25 minimum value and decreases by steps when the tran- 
amplifier is applied across the power amplifying element. sistor voltage rises to a maximum value. As a result, 
the transistor voltage is limited by use of a multi-level 
supply voltage and the circuit efficiency increases rela- 
The invention described herein was made in the Per- tive to the number of voltage supply increments used in 
formance of work under a NASA contract and is subject 3o tile circuit operation. 
to the provision of section 305 of the National Aeronau- Although the technique of this invention is applicable 
tics and Space Act Of 1958, Public Law 85-568 (72 stat. to both D.C. and A.C. power amplifiers, an A.C. am- 
435; U.S.C. 2457). plifier requires a power supply with multi-levels of only 
This invention relates to a method and aPParatUS for uni-polar voltage whereas the D.C. amplifier requires a 
increasing the Power conversion efficiency of electronic power supply with complementary levels of both positive 
amplifiers, and more Particu!arlY to a method and aPPa- and negative voltages. The theoretical upper limit o i  
ratus for increasing the power COnVerSiOn efficiency of efficiency for a class B amplifier having a fixed primary 
a class B electronic amplifier by means of Power Supply power supply when driven to saturation by a sine wave 
switching. is 78.5% but in actual practice does not exceed 70%. By 
With the advent of satellites and space vehicles operat- 40 use of the present invention, efficiencies higher than the 
ing from limited sources of electric energy has Come an 78.5% limit have been attained and the theoretical upper 
increasing demand for more efficient use of the available limit of power conversion efficiency approaches 100% as 
electric power. Considerable research and expense has the number of primary supply voltage levels is increased. 
been directed towards the achievement of this goal and The practicality of a large number of supply voltage 
in particular to the increased Power efficiency of eke- 45 levels depends on the specific application and the choice 
fro& amplifiers. This invention relates to a method and of supply voltage levels is dependent on the character 
means for increasing class B amplifier circuit efficiency of the output signal. 
by incorporating both analogue and switching techniques. Other objects and many of the attendant advantages 
plifier, the transistor operates as a control device by 50 become better understood by reference to the following 
reslating the amount of supply voltage applied to the detailed description when considered in connection with 
load. Since the power dissipated in the transistor during the accompanying drawings in which like reference 
this controlling process is proportional to the product Of numerals designate like parts throughout the figures 
the load current and the transistor (collector to emitter) thereof and wherein: 
voltage, the higher the transistor voltage for a given 55 FIG. 1 is a schematic circuit diagram of a D.C. ampli- 
current the greater is the power dissipated in the collector fier with a multi-level supply voltage in accordance with 
of the transistor. Since transistor power losses represent the invention; 
a decrease in circuit power conversion efficiency, the FIG. 2 is a schematic circuit diagram of an A.C. am- 
control device voltage should be kept at a minimum for plifier with a multi-level supply voltage in accordance 
all levels of load current if efficiency is to be maximized. 60 with the invention; and 
This invention utilizes a novel technique to keep the FIG. 3 is a schematic circuit diagram of a representa- 
transistor voltage at a more optimum value by employing tive amplitude comparator and associated switching 
a multiple-level switching supply voltage. The Power device which may be used in the circuits of the amplifiers 
amplifiers most suitably adapted for this application are shown in FIGS. 1 and 2. 
Filed July 27,1964, Ser. NO. 385,530 
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ABSTRACT OF 
During signal amplification in a Class B transistor am- of this invention will be readily appreciated as the Same 
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Referring more particularly to the drawings, there 
is shrown in FIG. 1 a D.C. class B amplifier with a multi- 
tapped D.C. power supply in accordance with this inven- 
tion. The amplification stage comprises two pairs of 
complementary transistors. The first pair consists of a 
type NPN transistor 11 and a type PNP transistor 12 
arranged in a common emitter stage for driving the output 
stage comprising the second pair of transistors. The 
base terminals of transistors 11 and I2 are coupled to 
one another by a conductor '13 and also to a coupling 
resistor 14 through which the input voltage signal is de- 
livered. The emitters 3.7 and 18 of transistors 11 and 
12, respectively, are coupled to one another by a con- 
ductor 19 and to ground through a conductor 20. The 
collector terminal 21 of the transistor 11 is coupled 
through a resistive load 25 by means of conductor 26 and 
power conductor 27 to the positive terminal 31 of a 
multi-tapped D.C. power supply 32 which provides posi- 
tive voltage for reverse biasing the collectorbase junc- 
tion. The collector 33 of the transistor 12 is connected by 
a conductor 34 to one terminal of a resistive load 35 which 
at its other terminal is connected to the negative terminal 
36 of the power supply 32 by the power conductor 37. 
Thus, negative voltage is provided for reverse biasing 
the collector-base junction of transistor 12. The com- 
plementary symmetry arrangement of the transistors per- 
mits class B operation without the need of a phase in- 
verter since only a single ended input is needed. 
The second pair of oomplementary transistors in the 
output stage of the amplifier is comprised of a PNP tran- 
sistor 41 and an NPN transistor 42 which are also ar- 
ranged in a common emitter configuration. The base 
terminal 43 of transistor 41 is coupled to the collector 
of  transistor 11 by the conductors 44 and 24 and the 
base terminal 541 of transistor 42 is coupled to the col- 
lector of transistor 12 by conductors 52 and 34. The 
emitter terminals of these transistors are connected by 
conductors 53 and 54, respectively, to the power con- 
ductors 27 and 37, respectively, which provide voltages 
to the emitter-base junctions of these transistors. The 
collector terminals of the transistors 41  and 42 are joined 
by a conductor 55. The output of the amplification stage 
is taken across the terminals of a resistive load 56 which 
is connected to ground and to conductor 55 by the con- 
ductor 57. The resistive load 56 may represent any 
device to which the amplified power is delivered. 
During circuit operation when the input voltage signal 
is positive, transistor 11 conducts and, because of 180" 
phase reversal in the common emitter Configuration, the 
collector of transist,or 11 goes negative which causes 
tramistor 41 to conduct. Transistor 12 remains non- 
conducting. When the voltage input signal is negative, 
transistor 12 conducts and its collector goes positive 
which causes the transistor 42 to conduct. Not only is 
power gain obtained with the common emitter configura- 
tion, but also a high output impedance. 
In order to insure that the output transistors 41 and 42 
acts as control elements for regulating the amount of 
supply voltage applied to the load, it is only necessary 
to maintain a small voltage across the transistor. A 
large excess transistor voltage merely increases power 
dissipation and has only a second order effect on  the load 
voltage. Since the transistor power losses represent a 
decrease in circuit power conversion efficiency (which is 
defined as the ratio of signal power delivered to the b a d  
to the total power delivered to the circuit) the transistor 
voltage should be kept at near minimum operating value 
for all levels of load current if efficiency is to be increased. 
By the method and apparatus of this invention the voltage 
across the output transistors is continuously measured and 
compared with predetermined maximum and minimum 
values. When the measured voltage is below a minimum 
level a higher supply voltage is switched to the emitters 
of the output transistors, and when the measured voltage 
4 
exceeds a predetermined maximum value, a lower voltage 
is switched to the emitters of the output transistors. 
The voltage sampling stage in the amplifier configura- 
tion of FIG. 1 consists of two pairs of voltage amplitude 
5 comparators. The first pair of comparators 61 and 62 
are used to compare the positive swing of the output volt- 
age emitted by the amplification stage with reference levels 
of positive voltage available from the D.C. power supply, 
and the second pair 'of comparators 63 and 64 are used 
to compare negative swings of the amplified output voltage 
with reference levels of negative voltage which are also 
available from the power supply. Accordingly, one ter- 
minal of each comparator is coupled to the output ter- 
minal 65 'of the amplification stage by associated con- 
15 ductors to permit the sampling of tHe output voltage. The 
other terminals of the first pair of comparators 61 and 62 
are connected by conductors 66 and 67, respectively, to 
the positive side of the D.C. power supply which provides 
two different levels of positive voltage with which the 
20 voltage amplitude of the output signal can be compared. 
In like manner, the other terminals of the second pair 
of comparators 63 and 64 are connected by conductors 
68 and 69, respectively, to the negative side of the D.C. 
power supply which provides two different levels of nega- 
25 tive voltage with which negative amplitudes of an output 
signal are compared. For the purpose of this description 
an amplitude oomparator (with zero hysteresis) is de- 
fined as an electronic circuit which compares the ampli- 
tude of a variable input signal with a reference input and 
30 closes or  opens a switch when the variable signal input 
is larger than the reference and switches back when the 
signal input is lower than the reference. 
In the amplifier system illustrated in FIG. 1, the power 
supply for the amplification stage comprises a multi-level 
35 D.C. power supply having three terminals of p ositive 
voltage +E,,, +2Eb, and $.3Eb, and three terminals of 
negative voltage -Eb, -2Eb, and -3Eb. The number 
of supply voltage levels, of course, may be greater or 
less, depending on the specific application. The multi- 
40 level D.C. power supply can also take a variety of forms 
but is preferably a static transformer coupled converter 
with a multi-tapped secondary winding which may be 
driven by an external source or by a self-synchronous 
oscillator. 
The terminal of the positive voltage supply which offers 
the lowest voltage, that is, the +Eb terminal, in addition 
to being coupled to the voltage comparator 6% by con- 
ductor 66 is also coupled by a conductor 71 through diode 
72 lo the power oonductor 27. In like manner the -Eb 
50 terminal of the negative voltage supply which offers the 
smallest value of negative voltage in addition to  its cou- 
pling to  the voltage comparator 63 by conductor 68 is also 
coupled by a conductor 73 through diode 74 to the power 
conductor 37. These voltage supply levels therefore 
55 supply the amplification stage with minimum transistor 
voltage to keep the low signal power dissipation in the 
transistors to a minimum. 
As shown in FIG. 1, the switching stage comprises 
switches 81 and 82 and the switches 83 and 84. One 
60 terminal of each switch 81 and 82 is coupled to the power 
conductor 27 by respective conductors 85 and 86 and the 
other terminals of the switches are connected to diodes 
87 and 88, respectively. The diode 87 is connected to the 
+2Eb of voltage tap by conductor 89 and diode 88 is 
65 connected to the +3Eb voltage tap by the conductor 90. 
As arranged in the circuit, the diodes 87 and 88 can only 
pass current in the direction from the D.C. supply. The 
+2Eb terminal, therefore, in addition to being coupled 
to the comparator 62, may also be selectively coupled to 
70 the power conductor 27 by operation of the switch 8% 
as oontrolled by the comparator 61. Switch 82 is con- 
trolled by comparator 62. 
In similar manner one terminal of each switch 83 and 
84 is coupled t o  the negative voltage conductor 37 by the 
respective conductors 91 and 92 and the other terminals 
45 
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of the switches are connected to the diodes 95 and 96, joined by conductor 124 and connected through a resist- 
respectively. The diodes 95 and 96 are connected to the ance 125 to a source of positive voltage. Base terminals 
-2Eb and -3Eb voltage taps, respectively, on the negative 119 and 120 are also coupled to ground through biasing 
side of the D.C. supply and as arranged in circuit permit resistors 126 and 127. Emitter terminal 128 of transistor 
current flow to the D.C. supply. The -2Eb terminal, 5 I14 is coupled to base terminal 129 of transistor 116 by 
therefore, in addition to its direct coupling to  the com- conductor 130 and similarly emitter terminal 131 of tran- 
parator 64 may also be selectively coupled to the power sistor 115 is coupled by conductor 132 to the base termi- 
conductor 37 by operation of the switch 83. nal 133 of transistor 117. Emitter terminals 134 and 135 
Thus, the reference input to comparators 61 and 63 of transistors 116 and 117, respectively, are grounded 
are the lowest positive and negative voltages, respectively, and their base terminals are returned to ground through 
and the reference input to  comparators 62 and 64 are the the respective biasing resistors 136 and 137. Collector 
next higher levels of positive and negative voltages. The terminals 138 and 139 of complementary transistors 116 
comparators are thus connected to compare the positive and 117 provide the output signal. 
swing of the amplifier output voltage with the +Eb and The output stage of the amplifier system consists of a 
+2Eb levels and the negative swing of the amplifier out- 15 transformer 140 whose end terminals 141 and 142 of pri- 
put voltage with the -Eb and the -2Eb levels of the mary winding 143 are coupled to the collectors of ampli- 
supply. fier output transistors 116 and 117 by conductors 144 and 
The respective voltage comparators sample the load 145, respectively, to receive the amplified output signal. 
output voltage and when more voltage is needed by the Center tap 146 is coupled to the Power SUPPlY conductor 
'amplification stages to avoid saturation of the transistors, 20 147 from the multi-level uni-polar power supply. The 
the appropriate switch connects the next higher voltage output voltage from the system is obtained from the ter- 
terminal to the power conductor. The low voltage ter- minals of secondary winding 148 of the transformer. 
minals of the power supply provide the power to the The voltage comparison circuitry is comprised of a 
transistors until high voltage is impressed on the respec- transformer 150 whose primary winding 151 is coupled 
tive conductors by the switching circuit. When a power 25 across the Primary winding of the OutPLIt transformer 14O 
conductor carries a higher amplitude voltage, the diode by conductors 152 and 153. The terminals 154 and 1% 
in series with the low voltage terminal is reverse biased of the secor,dary winding of the transformer are coupled 
and consequently opens the circuit between the low volt- by conductors 156 and 157, respectively, through respec- 
tive diodes I58 and 159 to one terminal of a resistor 160 age terminal and its associated power conductor. 
This invention is easily applied to A.C. amplifiers which 30 which is in turn coupled to ground. The diodes are ar- 
require a simpler power supply than a D.C. amplifier. ranged whereby only positive voltage passes from the 
Multiple levels of positive voltage are required for the 
power supply of an A.C. amplifier whereas the D.C. am- One terminal Of  each voltage comparator 161 and 162 
plifier requires a power with multiple levels of is coupled to the resistor 160 by conductors 164 and 165, 
positive and negative voltage. 35 respectively, and  the other terminals of the comparators 
FIG. 2 there is shown a schematic circuit diagram are connected by condutcors 146 and 167, respectively, 
of a class B transformer-coupled amplifier that lends itself to the Of the D.C. power supply 163 
to the power supply switching technique of this invention. which provide the 
sistors arranged in emitter configuration for 40 appearing across the resistor with the voltage at the D.C. 
satisfying the condition of high output impedance. This s2:zal of the positive voltage supply which offers particular amplifier configuration is one which has proven the lowest voltage, that is the +Eb terminal, in addition highly successful as an A.C. supply in missile applications. 
The technique of supply voltage switching for this to being coupled to the voltage comparator 161 is also coupled through the diode 148 to the power supply con- circuit is essentially similar to that of the D.C. amplifier 43 ductor 147. This lowest voltage supply terminal there- 
except that the voltage sampling comparison is made fore supplies the amplification stage with minimum col- across both output transistors. If either transistor volt- lector-to-emitter voltage to keep the low signal power dis- age decreases below a predetermined level then the power sipation in the power transistors to a minimum. 
The +2Eb terminal of the power supply, in addition supply is switched to a next tap and if either transistor 
connected to the power conductor 147 by the switching power supply is switched to a lower level voltage. 
consists Of a circuit which includes the switch 171, the series connected 
transformer 100 land PNP type transistors 101 and 102 diode 172, and lQ1. In like manner, the 
arranged in class B push-pull configuration. The voltage +3Eb terminal is connected to power conductor 147 
input signal from an A.C. signal generator whose signal is 55 through the switching circuit which includes the swttch 
winding 105 is coupled to ground through the resistor 106 nect the terminal offering the next higher level of voltage 
land the output terminals of the secondary winding are to the power supply conductor. nis operation of the 
coupled to the base terminals 107 and 108, respectively, circuit is substantially identical to that for the D.C. am- 
of the two transistors. The emitter terminals 109 and 110 plifier of FIG. 1. 
It will, therefore, be seen that the additional power of the transistors are connected to the center tap 104 
through diode 111. The first stage output signal appears supply voltage which is required to enable the transistors 
across the respective collector terminlals 112 and 113 of 65 to amplify the higher levels and peaks of an input A.C. 
signal is supplied in discrete steps. Conversely, as the transistors 101 and 102. 
The first stage signal is delivered to second and third voltage comparators a decreasing voltage and the stages, utilizing only NPN type transistors, the second 
stage comprised of transistors and 115 and the third need for less power supply voltage, the comparator will 
stage compfised of transistors 116 and 117. The first then switch out the highest voltage terminal then being 
stage signal which appears at the collector of transistor 70 wed Em the power suPPIY conductor. BY the method 
101 is applied through conductor 118 to base terminal Of this Invention, therefore, the higher voltages are dis- 
119 of transistor 114 and the first stage output signal connected from the transistors in the output stage when 
from the collector terminal of transistor 102 is applied to they are not needed, to thereby keep the collector-to- 
base 120 of transistor 115 by conductor 121. Collector emitter voltages and transistor power dissipation to a 
terminals 122 and 123 of transistors 114 and 115 are 75 minimum. 
to the resistor. 
levels S E b  and +2Eb. 
The amplifier is a push-pull amplifier with output tran- this arrangement the comparators the 
voltages exceed value required by the load, then the 50 to being coupled to the voltage 162, can be 
The input stage for the A'C' 
to be amplified is applied to the primary winding 103 of 
the transformer. The tap lo4 Of the secondary 173, the series connected diode 194, and 162. The comparator triggers the appropriate switch to con- 
8,819,178 
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There are several types of comparator circuits and as- environmental disturbance correction by the use of nega- 
sociated switching devices for accomplishing switching be- tive voltage feedback, the effect can be minimized only 
tween multiple D.C. power supply levels. A comparator by increasing the band width of the loop which enccm- 
and switching circuit such as shown in FIG. 3 might be passes the characteristic equation of the disturbance trans- 
used. The circuit as shown is connected to sample the 5 fer function. The band width of this loop, therefore, 
voltage across the load in the amplifier of FIG. 1 and constitutes the limitation of this technique in certain Spe- 
compare the sampled voltage to the positive voltage +Eb cial cases where the load requires a large signal to noise 
from the D.C. power supply. ratio over a very wide frequency range. For  most appli- 
In operation of the circuit t&e diode switch 92 conducts cations of these amplifiers, however, the load acts as low 
constantly except when the switch 81, represented by the pass filters and consequently small rapidly decaying tran- 
transistors 201 and 202 which are coupled collector to sients are of no concern. 
base, is made conductive by turning on of the transistor In the cirouits of FIG. 1 and FIG. 2 the voltage levels 
203. available at the terminals of the D.C. power supply are 
The collector of transistor 203 is connected to the base selected as integral multiple values. The choice Of Volt- 
of transistor 204 whose collector is in turn connected to 15 age levels, however, is arbifirary inasmuch as selection is 
the base of transistor 201. The higher supply voltage indicated by the character of the input signal. In most 
+2Eb automatically reverse biases the diode switch 72 instances, a further increase or optimization of Circuit 
when 202 is on. Since the emitter of transistor 2183 is efficiency for a given number of voltage levels can be 
clamped to the voltage supply +Eb, transistor 2@3 is cut achieved by optimum selection of the supply step magni- 
off so long as its base voltage is less than +Eb. Clamp- 20 tudes. This optimum selection can be computable mathe- 
ing the emitter of transistor 203 to the voltage of +Eb matically from the power integral expression for the 
compensates the detector reference level for variations multi-level supply system in accordance with the character 
in supply voltage. of output signal. 
With wspect to the diode logic stage, the only function It should be understood, of course, that the foregoing 
of diode 206 is to prevent the emitter-to-base diode of 25 disclosure relates only to preferred embodiments of the 
the transistor 203 from exceeding its reverse breakdown invention and that it is intended to  cover all changes and 
voltage. Diode 206 and the emitter base diode of tran- modifications of the examples in the invention herein 
sistor 203 may be considered as one diode for logic per- chosen for the purposes of the disclosure which do not 
formance. The back to back diodes 207 and 206 have constitute departure from the spirit and scope of the 
their cathodes referred to the output voltage of the ampli- 30 invention. 
fier and the voltage +Eb, respectively. What is claimed and desired to be secured by Letters 
Patent is: For an amplifier output voltage less than +Eh, the 
detector voltage equals the output voltage. Consequently, 
transistor 203 and the switch 81 are nonconductive and 
the voltage across the transistor 41 equals the voltage 35 
+Eb as delivered through the switch 72. As the output 
voltage approaches the value +Eb, the simplifier transistor 
41 approaches saturation. By adding the resistor 208 
in series with the diode 207, the detector reference level 
may be adjusted. With the reference level set so that 40 
switching occurs just before the amplifier output tran- 
sistor 41 saturates, the detector voltage will cause the 
transistor 203 and transistor 202 to saturate and the volt- 
age across the amplifier transistor will then equal +2Eb. 
The amplifier output transistor will then move away from 45 
its saturation voltage by the amount of the supply incre- 
ment. Further increases in amplifier output voltage will 
not affect the voltage across the transistor 41 but will 
only cause it to saturate at a collector emitter voltage 
equal to  +2Eb. After the load voltage reaches a peak 50 
value and begins to decrease below the detector level, 
transistor 203 and the diode 87 become inoperative and 
the switch '12 connects the voltage +Eb to the cirouit. 
The switching circuit of FIG. 3 is designed to be used 
only with the top half of the class B amplifier of FIG. 1. 55 
However, the switching circuit for the bottom half of the 
amplifier can be identical in configuration except for the 
addition of a phase inverting transistor. All of the com- 
parators and switching circuit referred to  in the descrip- 
tion of the amplifiers of FIG. 1 and FIG. 2 may be of 60 
this type. 
It should be noted, however, that the operating points 
of power amplifying elements by their very nature vary 
over wide dynamic ranges and the variation of intrinsic 
parameters of these elements, due to operating point 65 
change, often result in non-linearities in their transfer 
Ifunction. These should be corrected, a t  least t o  the 
extent of the primary transfer function specification and 
are usually minimized by the use of negative voltage 
feedback. 
2 readily lend themselves to this type of feedback with 
accepted techniques that assure adequate phase and gain 
margin. 
With regard to fast transients introduced by the switch- 
ing supply it should be noted that as in the case of all 75 
Both of the circuits described in FIGS. 1 and 70 
1. In  a power amplifying system: 
a transistor amplifier having a power control transistor 
for regulating the voltage applied to a load; 
a multi-terminal D.C. power supply providing multiple 
voltage levels; 
means connecting one of the voltages of the power 
supply across said power control transistor of the 
amplifier; 
means for applying the output voltage of the amp!i- 
fier across said load; and 
means for switching the connection of the power sup- 
ply to said transistor in accordance with load voltage 
requirements to selectively connect the minimum 
voltage of the available power supply voltages across 
said transistor which is sufficient to maintain linear 
operating characteristics of the amplifier. 
2. In a linear power amplifying system: 
a class B multistage transistor amplifier having a first 
transistor in the output stage for regulating the posi- 
tive supply voltage applied to a load and a second 
transistor in the output stage for regulating the nega- 
tive supply voltage applied to said load, said tran- 
sistors being arranged in common electrode configu- 
ration providing a high dynamic output impedance; 
a multi-terminal power supply providing multiple 
levels of positive voltage and multiple levels of nega- 
tive voltage; 
means connecting one of the positive voltages of the 
power supply aoross said first output transistor of 
the amplifier; 
means connecting one of the negative voItages of the 
power supply across said second output transistor 
of the amplifier; 
means for applying the output voltage of the amplifier 
across said load; and 
means for switching the connection of the positive volt- 
age power supply with said first transistor in accord- 
ance with the voltage across said first transistor to 
selectively connect the minimum positive voltage of 
the available power supply voltages across said first 
transistor which is sufficient to  avoid saturation of 
the first output transistor and maintain linear operat- 
ing characteristics of the amplifier; and 
3,319,176 
means for switching the connection of the power sup- 
ply with said second transistor in accordance with 
the voltage across said second transistor to selectively 
connect the least negative voltage of the available 
power supply voltages across said second output tmn- 
&or which is sufficient to avoid saturation of the 
second output transistor and maintain linear oper- 
ating characteristics of the amplifier. 
3. In a linear power amplifying system: 
a class B multistage transistor amplifier having a first 10 
power transistor in the output stage for regulating 
the positive supply voltage applied to a load and a 
second power transistor in the output stage for regu- 
lating the negative supply voltage applied to said 
load, said transistors being arranged in common 15 
emitter configuration; 
a multi-terminal D.C. power supply providing multiple 
levels of positive voltage and multiple levels of 
negative voltage; 
means connecting one of the positive voltages of the 20 
power supply across said first power transistor of 
the amplifier; 
means connecting one of the negative voltages of the 
power supply across said second power transistor of 
the amplifier; 25 
means for applying the output voltage of the amplifier 
across said load; 
means for switching the connection of the positive 
voltage power supply to said first transistor in accord- 
ance with load voltage requirements to selectively 30 
connect the minimum positive voltage of the avail- 
able power supply voltages across said first tran- 
sistor which is sufficient to maintain linear operating 
characteristics of the amplifier; and 
means for switching the connection of the negative 35 
voltage power supply to said second transistor in 
accordance with load voltage requirements to selec- 
tively connect the least negative voltage of the avail- 
able power supply voltages across said second output 
transistor which is sufficient to maintain linear oper- 40 
ating characteristics of the amplifier. 
4. A power amplifying system comprising: 
an electronic amplifier having a first power control 
device for regulating the positive voltage applied 
to a resistive load and a second power control device 45 
for regulating negative voltage applied to said re- 
sistive load, said power control devices being ar- 
ranged in a configuration to provide a high dynamic 
output impedance; 
a multi-terminal D.C. power supply providing multiple 50 
levels of positive voltage and multiple levels of nega- 
tive voltage; 
means for connecting the least positive of the positive 
voltages of the power supply across said first power 
control device of the amplifier; 
means for connecting the least negative of the negative 
voltages of the power supply across said second 
power control device of the amplifier; 
means for applying the output voltage of the amplifier 
across said resistive load; 60 
means for comparing the amplitude of a positive load 
voltage to said least positive voltage of the power 
supply; 
means for switching the connection of the positive 
voltage supply to said first power control device to 65 
the next higher level of positive voltage supply as 
the load voltage nears the value of said first positive 
voltage; 
means for comparing the amplitude of a negative load 
voltage to said least negative voltages of the power 7 0  
supply; and 
means for switching the connection of the negative 
voltage supply to the second power control device to 
the next more negative level of voltage supply as 
the amplitude of the negative load voltage nears the 75 
5 
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value of said least negative voltage whereby the 
negative voltage supplied to said second power con- 
trol device is increased. 
5. A power amplifying system comprising: 
an amplifier having power amplifying transistors in 
the output stage arranged in common electrode con- 
figuration providing a high dynamic output imped- 
ance; 
a multi-terminal power supply providing multiple levels 
of supply voltage; 
means connecting one of the voltages of the power 
supply across each of the output transistors of the 
amplifier; 
means applying the output voltage of the amplifier 
across a resistive load; and 
means for switching the connection of the power SUP- 
ply to the transistors in accordance with load voltage 
amplitude to selectively connect across each of the 
output transistors the minimum voltage of the avail- 
able power supply voltages which is sufficient to 
maintain linear operating characteristics of the 
amplifier. 
6.  A power amplifying system comprising: 
a class B multistage amplifier having power amplifying 
transistors in the output stage arranged in common 
emitter configuration; 
a multi-terminal power supply providing multiple levels 
of supply voltage; 
means connecting one of the voltages of the power 
supply across each of the output transistors of the 
amplifier; 
means applying the output voltage of the amplifier 
across a resistive load; 
means for sensing the amplitude of the load voltage 
and comparing the amplitude of the load voltage 
with reference voltage levels of the power supply; 
and 
means for switching the connection of the power sup- 
ply to the transistors in accordance with load voltage 
amplitude to selectively connect across each of the 
output transistors the minimum voltage of the avail- 
able power supply voltages which is sufficient to 
avoid saturation of the transistors and thereby main- 
tain linear operating characteristics of the amplifier. 
7. A power amplifying system comprising: 
a multistage amplifier having power amplifying tran- 
sistors in the output stage arranged in common- 
emitter configuration; 
a multi-terminal power supply providing multiple levels 
of positive voltage for forward biasing said tran- 
sistors; 
means connecting one of the voltages of the power sup- 
ply across each of the output transistors of the am- 
plifier; 
means applying the output voltage of the amplifier 
across a load; 
a plurality of comparator means for sensing the ampli- 
tude of the load voltage and comparing the amplitude 
of the load voltage with reference voltage levels of 
the power supply; and 
switching means associated with said comparator means 
for switching the connection of the power supply with 
said transistors in accordance with load voltage 
amplitude to selectively connect across each of the 
output transistors the next higher voltage of the 
available power supply voltages when the load volt- 
age exceeds said one power supply voltage and for 
switching back to apply said one power supply volt- 
age across each transistor when the load voltage 
drops below said one power supply voltage to  thereby 
improve the power conversion efficiency of the am- 
plifier. 
8. A power amplifying system comprising: 
an amplifier having a power amplifying element and 
a high dynamic output impedance; 
8,s 19,175 
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a multi-terminal power supply providing multiple levels 
of supply voltage; 
means connecting one of the voltages of the power 
supply across said power amglifying element of the 
amplifier; 
means applying the output voltage of the amplifier 2,782,266 211957 Belare 
across a load; and 2,927,225 3/1960 Phillips. 
means switching the connection of the power supply 2~955,213 10/1960 Schaere* 
to the power amplifying element in accordance with 299949834 8/1961 Jones* 
load voltage amplitude to selectively connect across 10 
said power amplifying element the minimum voltage 
Qf the available power supply voltages which is 
sufficient to maintain linear operating characteristics 
of the amplifier. 
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